RESUME’s wavelet-based scalable video decoder
نویسندگان
چکیده
In the RESUME project we developed a real-time FPGA prototype of a fully scalable, wavelet based video decoder which overcomes the complexity and bandwidth issues associated with scalable video.
منابع مشابه
VLSI Friendly Framework for Scalable Video Coding based on Compressed Sensing
This paper presents a new VLSI friendly framework for scalable video coding based on Compressed Sensing (CS). It achieves scalability through 3-Dimensional Discrete Wavelet Transform (3-D DWT) and better compression ratio by exploiting the inherent sparsity of the high frequency wavelet sub-bands through CS. By using 3-D DWT and a proposed adaptive measurement scheme called AMS at the encoder, ...
متن کاملEnergy Scalability and the RESUME Scalable Video Codec
In the context of the RESUME-project a scalable wavelet-based video decoder was built to demonstrate the benefits of reconfigurable hardware for scalable applications. Scalable video means that the quality of service (QoS), i.e., the frame rate, resolution, color depth, . . . of the decoded video can easily be changed by only decoding those parts of the video stream that contribute to the desir...
متن کاملA Hardware Entropy Decoder for Scalable Video
In the RESUME project (Reconfigurable Embedded Systems for Use in Multimedia Environments) we explore the benefits of an implementation of scalable multimedia applications using reconfigurable hardware by building an FPGA implementation of a scalable wavelet-based video decoder. In this article we present the results of our investigation into the hardware implementation of such a scalable video...
متن کاملA Fast Wavelet Entropy Decoder for Scalable Video
In the RESUME project (Reconfigurable Embedded Systems for Use in Multimedia Environments) we explore the benefits of an implementation of scalable multimedia applications using reconfigurable hardware by building an FPGA implementation of a scalable wavelet-based video decoder. The term ‘scalable’ refers to a design that can easily accommodate changes in quality of service with minimal computa...
متن کاملHardware architecture of a wavelet based multiple line addressing driving system for passive matrix displays
A hardware architecture is presented of a wavelet based multiple line addressing driving scheme for passive matrix displays using the FPGA (Field Programmable Gate Arrays), which will be integrated in the scalable video coding architecture. The incoming compressed video data stream will then directly be transformed to the required column voltages by the hardware architecture without the need of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007